MY-Semi

Preliminary

MY9366

16-Channel High Accuracy Constant Current LED Driver With 16bits Multiplex-PDM Control for Dynamic Scanning Systems

General Description

The MY9366, 16-channel constant current LED driver with 16bits grayscale M-PDM (Multiplex Pulse Density Modulation) control, supports any dynamic applications from 1/2 scan to 1/16 scan. The distinctive M-PDM technology enhances the refresh rate of dynamic scanning systems without increasing the frequency of grayscale clock in order to prevent from EMI interference. And the technique of automatic black frame insertion could abate efficiently the influence of blurs caused by the scanning switch.

The device operates over a 3.3V to 5V input voltage range (±10%) and provides 16 open-drain constant current sinking outputs that are rated to 17V and delivers up to 30mA of high accuracy current to each string of LED. The current at each output is programmable by means of an external current-sensing resistor and could be adjusted by 6bits linear global current control. By this advanced M-PDM approach, the frame refresh rate could be improved up to 6000Hz in dynamic 1/16 scanning systems and 12000Hz in dynamic 1/8 scanning systems when the grayscale resolution is 15bits / 16bits and the grayscale clock is 16MHz.

The MY9366's on-board pass elements minimize the need for external components, while at the same time, providing ±3.5%(max.) LED current accuracy. Additional features include a ±0.1% regulated output current capability and fast output transient response.

The MY9366 is available in a 24-pin SSOP/QFN package and specified over the -40℃ to +85℃ ambient temperature range.

Features

- 3.3V ~ 5V Operating supply voltage (±10%)
- 0.4~30mA/5V Constant current output range
- 0.4~20mA/3.3V Constant current output range
- 17V Rated output channels for long LED strings
- ±3.5%(max.)LED Current accuracy between channels
- ±3.5%(max.) LED Current accuracy between chips
- ±0.1% Output current regulation capability
- Build-in 8K bits SRAM
- For any dynamic systems from 1/2 scan to 1/16 scan
- 16bits grayscale resolution with Multiplex Pulse Density Modulation [patent]
- Supports diverse applications of 8bits~16bits grayscale resolution
- Refresh rate up to 6000Hz in 1/16 scanning systems
  Refresh rate up to 12000Hz in 1/8 scanning systems
- EMI reduction grayscale clock
- Automatic black frame insertion [patent]
- Ghost image abatement
- 6bits linear global current control
- 30MHz Clock frequency for data transfer
- Fast current transient response
- Current setting by one external resister
- Schmitt trigger input
- Low brightness uniformity compensation
- -40℃ to +85℃ Ambient temperature range

Applications

- ❑ Indoor and Outdoor LED Video Displays
- ❑ Variable Message Sign (VMS)
- ❑ Dot Matrix Module
- ❑ LCD Display Backlighting

Order information

Part	Package Information	
MY9366SS	SSOP24-150mil-0.635mm	2500 pcs/Reel
MY9366QF	QFN24-4mmx4mm-0.5mm	3000 pcs/Reel

Typical Operating Circuits



Pin Configuration



For pricing, delivery, and ordering information, pleases contact MY-Semi Inc. at +886-3-560-1668, or email to INFO@MY-Semi.com.tw or visit MY-Semi's website at www.MY-Semi.com.tw

Block Diagram



Pin Description

PIN No.		PIN NAME	FUNCTION
SS	QF		
1	10	GND	Ground terminal.
2	23	DI	Serial data input terminal.
3	24	DCK	Synchronous clock input terminal for serial data transfer. Data is sampled at the rising edge of DCK.
4	1	LAT	Input terminal of data strobe and SCAN mode setting. Combine DCK with LAT to execute the frame latch and define the initial position of SCAN mode
5~20	2~9, 11~18	OUT0~15	Sink constant-current outputs (open-drain).
21	20	GCK	External grayscale clock input for PDM operations and black frame insertion
22	19	DO	Serial data output terminal.
23	21	REXT	An external resistor connected between REXT and GND for output current value setting.
24	22	VDD	Supply voltage terminal.

Equivalent Circuit of Inputs and Output

1. DCK, DI, LAT, GCK terminals



2. DO terminal



Maximum Ratings (Ta=25°C, Tj(max) = 150°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	VDD	-0.3 ~ 7.0	V
Input Voltage	VIN	-0.3 ~ VDD+0.3	V
Output Current	IOUT	30	mA
Output Voltage	VOUT	-0.3 ~ 17	V
Data Clock Frequency	FDCK	30	MHz
Grayscale Clock Frequency	FGCK	16	MHz
GND Terminal Current	IGND	600	mA
Thermal Resistance (On PCB)	Rth(j-a)	70.5 (SS:SSOP-150mil-0.635mm)	°C/W
		36.9 (QF:QFN24-4mmx4mm)	
Operating Supply Voltage	VDD	3.0 ~ 5.5	V
Operating Ambient Temperature	Top	-40 ~ 85	°C
Storage Temperature	Tstg	-55 ~ 150	°C
ESD Protection Ability on Current Output Pins (Human Body Mode)	HBM	≧8000	V

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only and functional operation of the device at these or any other condition beyond those specified is not supported.

(2) All voltage values are with respect to ground terminal.

Electrical Characteristics (VDD = 5.0 V, Ta = 25°C unless otherwise noted)

CHARACTERISTIC	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Input Voltage "H" Level	VIH	CMOS logic level	0.7VDD	—	VDD	V
Input Voltage "L" Level	VIL	CMOS logic level	GND	—	0.3VDD	
Output Leakage Current	ILK	VOUT = 17 V	—	—	0.1	uA
Output Voltage (DO)	VOL	IOL = 1 mA	—	—	0.4	V
	VOH	IOH= 1 mA	VDD-0.4	—	—	
Output Current Skew (Channel-to-Channel) *1	dIOUT1	VOUT = 1.0 V Rrext = 1.3 KΩ Gain=100% CMD[7]=0	—	±1	±3	%
Output Current Skew (Chip-to-Chip) *2	dIOUT2		—	±1	±3	%
Output Current Skew (Channel-to-Channel)*1	dIOUT3	VOUT = 1.0 V Rrext = 13 KΩ Gain=39% CMD[7]=1	—	±1	±3.5	%
Output Current Skew (Chip-to-Chip)*2	dIOUT4		—	±1	±3.5	%
Output Voltage Regulation*3	% / VOUT	Rrext = 1.3 KΩ VOUT = 1 V ~ 3 V	—	±.0.1	—	% / V
Supply Voltage Regulation*4	% / VDD	Rrext = 1.3 KΩ VDD = 3 V ~ 5.5 V	—	±0.6	±1	
Supply Current *5	$I_{DD1(off)}$	input signal is static Rrext = 13 KΩ all outputs turn off	—	1.3	—	mA
	$I_{DD2(on)}$	input signal is static Rrext = 13 KΩ all outputs turn on	—	1.5	—	
	$I_{DD3(off)}$	input signal is static Rrext = 1.3 KΩ all outputs turn off	—	4.7	—	
	$I_{DD4(on)}$	input signal is static Rrext = 1.3 KΩ all outputs turn on	—	5.0	—	

*1 Channel-to-channel skew is defined by the formula below:

$$\Delta(\%) = \left[\frac{Iout_n}{\frac{(Iout_0 + Iout_1 + ... + Iout_{15})}{16}} - 1 \right] * 100\%$$

*2 Chip-to-Chip skew is defined by the formula below:

$$\Delta(\%) = \left[\left(\frac{\frac{(Iout_0 + Iout_1 + ... + Iout_{15})}{16} - (Ideal\ \ Output\ \ Current)}{(Ideal\ \ Output\ \ Current)} \right) \right] * 100\%$$

*3 Output voltage regulation is defined by the formula below:

$$\Delta(\%/V) = \left[\frac{Iout_n(@Vout_n = 3V) - Iout_n(@Vout_n = 1V)}{Iout_n(@Vout_n = 3V)} \right] * \frac{100\%}{3V - 1V}$$

*4 Supply voltage regulation is defined by the formula below:

$$\Delta(\%/V) = \left[\frac{Iout_n(@V_{DD} = 5.5V) - Iout_n(@V_{DD} = 3V)}{Iout_n(@V_{DD} = 3V)} \right] * \frac{100\%}{5.5V - 3V}$$

*5 IO excluded.

Electrical Characteristics (VDD = 3.3 V, Ta = 25°C unless otherwise noted)

CHARACTERISTIC	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Input Voltage "H" Level	VIH	CMOS logic level	0.7VDD	—	VDD	V
Input Voltage "L" Level	VIL	CMOS logic level	GND	—	0.3VDD	
Output Leakage Current	ILK	VOUT = 17 V	—	—	0.1	uA
Output Voltage (DO)	VOL	IOL = 1 mA	—	—	0.4	V
	VOH	IOH= 1 mA	VDD-0.4	—	—	
Output Current Skew (Channel-to-Channel) *1	dIOUT1	VOUT = 0.6 V Rrext = 1.3 KΩ Gain=100% CMD[7]=0	—	±1.5	±3	%
Output Current Skew (Chip-to-Chip) *2	dIOUT2		—	±2	±3	%
Output Current Skew (Channel-to-Channel)*1	dIOUT3	VOUT = 0.6 V Rrext = 13 KΩ Gain=39% CMD[7]=1	—	±1.5	±3.5	%
Output Current Skew (Chip-to-Chip)*2	dIOUT4			±2	±3.5	%
Output Voltage Regulation*3	% / VOUT	Rrext = 1.3 KΩ VOUT = 1 V ~ 3 V	—	±0.1	—	% / V
Supply Voltage Regulation*4	% / VDD	Rrext = 1.3 KΩ VDD = 3 V ~ 5.5 V	—	±0.7	±1	
Supply Current *5	$I_{DD1(off)}$	input signal is static Rrext = 13 KΩ all outputs turn off	—	1.2	—	mA
	$I_{DD2(on)}$	input signal is static Rrext = 13 KΩ all outputs turn on	—	1.5	—	
	$I_{DD3(off)}$	input signal is static Rrext = 1.3 KΩ all outputs turn off	—	4.5	—	
	$I_{DD4(on)}$	input signal is static Rrext = 1.3 KΩ all outputs turn on	—	5.0	—	

*1 Channel-to-channel skew is defined by the formula below:

$$\Delta(\%) = \left[\frac{Iout_n}{\frac{(Iout_0 + Iout_1 + ... + Iout_{15})}{16}} - 1 \right] * 100\%$$

*2 Chip-to-Chip skew is defined by the formula below:

$$\Delta(\%) = \left[\frac{\frac{(Iout_0 + Iout_1 + ... + Iout_{15})}{16} - (Ideal\ \ Output\ \ Current)}{(Ideal\ \ Output\ \ Current)} \right] * 100\%$$

*3 Output voltage regulation is defined by the formula below:

$$\Delta(\%/V) = \left[\frac{Iout_n(@Vout_n = 3V) - Iout_n(@Vout_n = 1V)}{Iout_n(@Vout_n = 3V)} \right] * \frac{100\%}{3V - 1V}$$

*4 Supply voltage regulation is defined by the formula below:

$$\Delta(\%/V) = \left[\frac{Iout_n(@V_{DD} = 5.5V) - Iout_n(@V_{DD} = 3V)}{Iout_n(@V_{DD} = 3V)} \right] * \frac{100\%}{5.5V - 3V}$$

*5 IO excluded.

Switching Characteristics (VDD = 5.0V, Ta = 25°C unless otherwise noted)

CHARACTERISTIC		SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Propagation Delay (‘L to ‘H’)	GCK-to-OUT0	tpLH1	VIH = VDD VIL = GND Rrext = 1.3 KΩ VL =5.0 V RL = 240 Ω CL = 13 pF	—	33.3	—	ns
	DCK-DO	tpLH3		—	17.9	—	
Propagation Delay (‘H’ to ‘L’)	GCK-to-OUT0	tpHL1		—	35.7	—	
	DCK-DO	tpHL3		—	18.6	—	
Pulse Duration	LAT	$tw_{(LAT)}$		50			
	GCK	$tw_{(GCK)}$		30			
	DCK	$tw_{(DCK)}$		20			
Setup Time	LAT	$tsu_{(LAT)}$		5			
	DI	$tsu_{(D)}$		3			
Hold Time	LAT	$th_{(LAT)}$		20			
	DI	$th_{(D)}$		4			
Hold Time of Instruction		$th_{(CM)}$		20			
DO Rise Time		$tr_{(DO)}$			5.8		
DO Fall Time		$tf_{(DO)}$			7.4		
Output Voltage Rise Time (Current turn-off)		tor		—	12.7	—	
Output Voltage Fall Time (Current turn-on)		tof		—	14.3	—	
Data Clock Frequency		F_{DCK}				30	MHz
Grayscale Clock Frequency		F_{GCK}				16	

Switching Characteristics (VDD = 3.3V, Ta = 25°C unless otherwise noted)

CHARACTERISTIC		SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Propagation Delay ('L to 'H')	GCK-to-OUT0	tpLH1	VIH = VDD VIL = GND Rrext = 1.3 KΩ VL =5.0 V RL = 240 Ω CL = 13 pF	—	51.3	—	ns
	DCK-DO	tpLH3		—	26.2	—	
Propagation Delay ('H' to 'L')	GCK-to-OUT0	tpHL1		—	57.0	—	
	DCK-DO	tpHL3		—	27.3	—	
Pulse Duration	LAT	$tw_{(LAT)}$		50			
	GCK	$tw_{(GCK)}$		40			
	DCK	$tw_{(DCK)}$		20			
Setup Time	LAT	$tsu_{(LAT)}$		5			
	DI	$tsu_{(D)}$		3			
Hold Time	LAT	$th_{(LAT)}$		20			
	DI	$th_{(D)}$		4			
Hold Time of Instruction		$th_{(CM)}$		20			
DO Rise Time		$tr_{(DO)}$			8.9		
DO Fall Time		$tf_{(DO)}$			8.3		
Output Voltage Rise Time (Current turn-off)		tor		—	18.0	—	
Output Voltage Fall Time (Current turn-on)		tof		—	22.3	—	
Data Clock Frequency		F_{DCK}				25	MHz
Grayscale Clock Frequency		F_{GCK}				12	



Switching Characteristics Test Circuit

Timing Diagram

1. DCK-DI, DO



2. DCK-LAT



3. LAT-DCK (Instruction)



4. GCK-OUT0



Reference Resistor

The constant current values are determined by an external resistor placed between REXT pin and GND pin. The following formula is utilized to calculate the current value:

$$Iout(mA) = \frac{13}{Rrext} \times Gain$$

Where Rrext is a resistor placed between REXT and GND.
And Gain is the factor of global current control.
Application of Iout < 1mA, please use Rrext=13KΩ and adjust the Gain value to set the desired output current.
For example,
When Rrext=1.3KΩ and Gain=100%, Iout is 10mA
When Rrext=13KΩ and Gain=39%, Iout is 0.4mA





Constant-Current Output

The current characteristics could maintain invariable in the influence of loading voltage. Therefore, the MY9366 could minimize the interference of different LED forward voltages and produce the constant current. The following figures illustrate the suitable output voltage should be determined in order to keep an excellent performance.





Data Transmitting Protocol

Dynamic 1/2 Scanning Applications (CMD[13:10]=4'b0001)



This data transmitting process starts from an initial instruction which is comprised of 5 DCK pulses in high level of LAT signal. This initial instruction would define the start of data transmission and an image frame. Furthermore, it would reset simultaneously the internal grayscale counter in order to synchronize each frame. The first LAT signal after the initial instruction is a command latch which would latch 16bits command data into each device. And the following two LAT signals are ordered from Scan1 latch to Scan2 latch. These Scan latches would latch separately the scanning data into the assigned registers. Finally, the controller must transmit an initial instruction to start this frame.

Dynamic 1/3 Scanning Applications (CMD[13:10]=4'b0010)



This data transmitting process starts from an initial instruction which is comprised of 5 DCK pulses in high level of LAT signal. This initial instruction would define the start of data transmission and an image frame. Furthermore, it would reset simultaneously the internal grayscale counter in order to synchronize each frame. The first LAT signal after the initial instruction is a command latch which would latch 16bits command data into each device. And the following three LAT signals are ordered from Scan1 latch to Scan3 latch. These Scan latches would latch separately the scanning data into the assigned registers. Finally, the controller must transmit an initial instruction to start this frame.

Dynamic 1/4 Scanning Applications (CMD[13:10]=4'b0011)



This data transmitting process starts from an initial instruction which is comprised of 5 DCK pulses in high level of LAT signal. This initial instruction would define the start of data transmission and an image frame. Furthermore, it would reset simultaneously the internal grayscale counter in order to synchronize each frame. The first LAT signal after the initial instruction is a command latch which would latch 16bits command data into each device. And the following four LAT signals are ordered from Scan1 latch to Scan4 latch. These Scan latches would latch separately the scanning data into the assigned registers. Finally, the controller must transmit an initial instruction to start this frame.

Dynamic 1/5 Scanning Applications (CMD[13:10]=4'b0100)



This data transmitting process starts from an initial instruction which is comprised of 5 DCK pulses in high level of LAT signal. This initial instruction would define the start of data transmission and an image frame. Furthermore, it would reset simultaneously the internal grayscale counter in order to synchronize each frame. The first LAT signal after the initial instruction is a command latch which would latch 16bits command data into each device. And the following five LAT signals are ordered from Scan1 latch to Scan5 latch. These Scan latches would latch separately the scanning data into the assigned registers. Finally, the controller must transmit an initial instruction to start this frame.

Dynamic 1/6 Scanning Applications (CMD[13:10]=4'b0101)



This data transmitting process starts from an initial instruction which is comprised of 5 DCK pulses in high level of LAT signal. This initial instruction would define the start of data transmission and an image frame. Furthermore, it would reset simultaneously the internal grayscale counter in order to synchronize each frame. The first LAT signal after the initial instruction is a command latch which would latch 16bits command data into each device. And the following six LAT signals are ordered from Scan1 latch to Scan6 latch. These Scan latches would latch separately the scanning data into the assigned registers. Finally, the controller must transmit an initial instruction to start this frame.

Dynamic 1/7 Scanning Applications (CMD[13:10]=4'b0110)



This data transmitting process starts from an initial instruction which is comprised of 5 DCK pulses in high level of LAT signal. This initial instruction would define the start of data transmission and an image frame. Furthermore, it would reset simultaneously the internal grayscale counter in order to synchronize each frame. The first LAT signal after the initial instruction is a command latch which would latch 16bits command data into each device. And the following seven LAT signals are ordered from Scan1 latch to Scan7 latch. These Scan latches would latch separately the scanning data into the assigned registers. Finally, the controller must transmit an initial instruction to start this frame.

Dynamic 1/8 Scanning Applications (CMD[13:10]=4'b0111)



This data transmitting process starts from an initial instruction which is comprised of 5 DCK pulses in high level of LAT signal. This initial instruction would define the start of data transmission and an image frame. Furthermore, it would reset simultaneously the internal grayscale counter in order to synchronize each frame. The first LAT signal after the initial instruction is a command latch which would latch 16bits command data into each device. And the following eight LAT signals are ordered from Scan1 latch to Scan8 latch. These Scan latches would latch separately the scanning data into the assigned registers. Finally, the controller must transmit an initial instruction to start this frame.

Dynamic 1/9 Scanning Applications (CMD[13:10]=4'b1000)



This data transmitting process starts from an initial instruction which is comprised of 5 DCK pulses in high level of LAT signal. This initial instruction would define the start of data transmission and an image frame. Furthermore, it would reset simultaneously the internal grayscale counter in order to synchronize each frame. The first LAT signal after the initial instruction is a command latch which would latch 16bits command data into each device. And the following nine LAT signals are ordered from Scan1 latch to Scan9 latch. These Scan latches would latch separately the scanning data into the assigned registers. Finally, the controller must transmit an initial instruction to start this frame.

Dynamic 1/10 Scanning Applications (CMD[13:10]=4'b1001)



This data transmitting process starts from an initial instruction which is comprised of 5 DCK pulses in high level of LAT signal. This initial instruction would define the start of data transmission and an image frame. Furthermore, it would reset simultaneously the internal grayscale counter in order to synchronize each frame. The first LAT signal after the initial instruction is a command latch which would latch 16bits command data into each device. And the following ten LAT signals are ordered from Scan1 latch to Scan10 latch. These Scan latches would latch separately the scanning data into the assigned registers. Finally, the controller must transmit an initial instruction to start this frame.

Dynamic 1/11 Scanning Applications (CMD[13:10]=4'b1010)



This data transmitting process starts from an initial instruction which is comprised of 5 DCK pulses in high level of LAT signal. This initial instruction would define the start of data transmission and an image frame. Furthermore, it would reset simultaneously the internal grayscale counter in order to synchronize each frame. The first LAT signal after the initial instruction is a command latch which would latch 16bits command data into each device. And the following eleven LAT signals are ordered from Scan1 latch to Scan11 latch. These Scan latches would latch separately the scanning data into the assigned registers. Finally, the controller must transmit an initial instruction to start this frame.

Dynamic 1/12 Scanning Applications (CMD[13:10]=4'b1011)



This data transmitting process starts from an initial instruction which is comprised of 5 DCK pulses in high level of LAT signal. This initial instruction would define the start of data transmission and an image frame. Furthermore, it would reset simultaneously the internal grayscale counter in order to synchronize each frame. The first LAT signal after the initial instruction is a command latch which would latch 16bits command data into each device. And the following twelve LAT signals are ordered from Scan1 latch to Scan12 latch. These Scan latches would latch separately the scanning data into the assigned registers. Finally, the controller must transmit an initial instruction to start this frame.

Dynamic 1/13 Scanning Applications (CMD[13:10]=4'b1100)



This data transmitting process starts from an initial instruction which is comprised of 5 DCK pulses in high level of LAT signal. This initial instruction would define the start of data transmission and an image frame. Furthermore, it would reset simultaneously the internal grayscale counter in order to synchronize each frame. The first LAT signal after the initial instruction is a command latch which would latch 16bits command data into each device. And the following thirteen LAT signals are ordered from Scan1 latch to Scan13 latch. These Scan latches would latch separately the scanning data into the assigned registers. Finally, the controller must transmit an initial instruction to start this frame.

Dynamic 1/14 Scanning Applications (CMD[13:10]=4'b1101)



This data transmitting process starts from an initial instruction which is comprised of 5 DCK pulses in high level of LAT signal. This initial instruction would define the start of data transmission and an image frame. Furthermore, it would reset simultaneously the internal grayscale counter in order to synchronize each frame. The first LAT signal after the initial instruction is a command latch which would latch 16bits command data into each device. And the following fourteen LAT signals are ordered from Scan1 latch to Scan14 latch. These Scan latches would latch separately the scanning data into the assigned registers. Finally, the controller must transmit an initial instruction to start this frame.

Dynamic 1/15 Scanning Applications (CMD[13:10]=4'b1110)



This data transmitting process starts from an initial instruction which is comprised of 5 DCK pulses in high level of LAT signal. This initial instruction would define the start of data transmission and an image frame. Furthermore, it would reset simultaneously the internal grayscale counter in order to synchronize each frame. The first LAT signal after the initial instruction is a command latch which would latch 16bits command data into each device. And the following fifteen LAT signals are ordered from Scan1 latch to Scan15 latch. These Scan latches would latch separately the scanning data into the assigned registers. Finally, the controller must transmit an initial instruction to start this frame.

Dynamic 1/16 Scanning Applications (CMD[13:10]=4'b1111)



This data transmitting process starts from an initial instruction which is comprised of 5 DCK pulses in high level of LAT signal. This initial instruction would define the start of data transmission and an image frame. Furthermore, it would reset simultaneously the internal grayscale counter in order to synchronize each frame. The first LAT signal after the initial instruction is a command latch which would latch 16bits command data into each device. And the following sixteen LAT signals are ordered from Scan1 latch to Scan16 latch. These Scan latches would latch separately the scanning data into the assigned registers. Finally, the controller must transmit an initial instruction to start this frame.

Image Data Format



16x16-bits M-PDM data are transmitted into a device for each scan according to the format illustrated above. The first input bit is the most significant bit of OUT15.

Global Current Control (set CMD[5:0])

MY9366 provides the global current control function, users can use 6-bits command data CMD[5:0] (GCC[5:0]) to adjust the output current. The following formula is utilized to calculate the current value:

GAIN = (GCC[5:0]+1) / 64 (1.56%~100%)



Command Data Format



CMD[31:16]

CMD Bit	Initial Value	Value	Function	Description
CMD[31:29] (Comp[2:0])	3'b000	3'b000	No compensation	Low Brightness Compensation
		3'b001	Comp1	
		3'b010	Comp2	
		3'b011	Comp3	
		3'b100	Comp4	
		3'b101	Comp5	
		3'b110	Comp6	
		3'b111	Comp7	
CMD[28:26] (Comp1st[2:0])	3'b000	3'b000	No compensation	1st Scan Brightness Compensation
		3'b001	Comp1st1	
		3'b010	Comp1st2	
		3'b011	Comp1st3	
		3'b100	Comp1st4	
		3'b101	Comp1st5	
		3'b110	Comp1st6	
		3'b111	Comp1st7	
CMD[25:16]	10'b0000000000	10'b0000000000	Reserved	NA

CMD[15:0]

CMD Bit	Initial Value	Value	Function	Description
CMD[15]	1'b0	1'b0	Reserved	NA
CMD[14]	1'b0	1'b0	Reserved	NA
CMD[13:10]	4'b0000	4'b0000	Reserved	Set the scanning mode supports any dynamic applications from 1/2 scan to 1/16 scan
		4'b0001	1/2 scan (N=2)	
		4'b0010	1/3 scan (N=3)	
		4'b0011	1/4 scan (N=4)	
		4'b0100	1/5 scan (N=5)	
		4'b0101	1/6 scan (N=6)	
		4'b0110	1/7 scan (N=7)	
		4'b0111	1/8 scan (N=8)	
		4'b1000	1/9 scan (N=9)	
		4'b1001	1/10 scan (N=10)	
		4'b1010	1/11 scan (N=11)	
		4'b1011	1/12 scan (N=12)	
		4'b1100	1/13 scan (N=13)	
		4'b1101	1/14 scan (N=14)	
		4'b1110	1/15 scan (N=15)	
		4'b1111	1/16 scan (N=16)	
CMD[9]	1'b0	1'b0	Ghost image abatement 1	Output ports pull close to a high voltage when they are turned off for ghost image abatement.
		1'b1	Ghost image abatement 2	
CMD[8]	1'b0	1'b0	Low refresh rate (64 segments)	Set the refresh rate of scanning systems when CMD[8]=1'b0, Refresh rate ≒ 1 / [(T_{GCK}*512+Toff)*N] when CMD[8]=1'b1, Refresh rate ≒ 1 / [(T_{GCK}*128+Toff)*N]
		1'b1	High refresh rate (256 segments)	
CMD[7]	1'b1	1'b0	Iout > 3mA	Compensation Current select
		1'b1	Iout ≦3mA	
CMD[6]	1'b0	1'b0	Reserved	NA
CMD[5:0] (GCC[5:0])	6'b000000	6'b000000~ 6'b111111	G.C.C	6bit DA data for global current control (allow 64-steps programmable current gain)

Multiplex Pulse Density Modulation (Multiplex-PDM)



The advanced Multiplex-PDM approach divides the frame time into the designated segments and interlaces Scan images to enhance the refresh rate. By this technique, the frame refresh rate could be improved efficiently by 64 times or 256 times without increasing the frequency of grayscale clock in order to prevent from EMI interference.

Double-edge Grayscale Clock



A whole period of 16bits resolution must be composed by 65536 traditional grayscale clocks because constant current outputs only are triggered at the rising edge of clocks. Therefore, a controller has to transmit fast grayscale clocks in order to accomplish high refresh rate when users adopt traditional PWM chips. MY9366 supports a specific mode of double-edge grayscale clocks which trigger both at rising and falling edges of clocks. By this approach, a whole period of 16bits resolution is composed by only 32768 double-edge grayscale clocks and the electromagnetic interference would be decreased substantially due to slow grayscale clocks.

Automatic Black Frame Insertion



In the process of scan switching, constant current outputs have to be turned off in order to avoid that LEDs of the preceding and the present scanning lines are turned on simultaneously. MY9366 supports a specific technique of automatic black frame insertion to solve this problem by a double-edge grayscale clock. All constant current outputs are turned off during this double-edge grayscale clock. [At “Low refresh rate” (“High refresh Rate”) mode, Toff starts at the rising edge of 513th (129th)GCK and stops at the rising edge of the next scan’s 1st GCK.]

Low Refresh Rate Frame (set CMD[8]=1’b0)



When the mode of low refresh rate is assigned, MY9366 would divide equally 32768 double-edge grayscale clocks of one frame into 64 groups. Therefore, each segment of M-PDM waveform is comprised of 512 double-edge grayscale clocks. This advanced M-PDM approach enhances the refresh rate by 64 times in comparison with a traditional one. Meanwhile, the distinctive technique of automatic black frame insertion would produce a black frame between two M-PDM segments by one double-edge grayscale clocks in order to abate the interference of blurs. Users could modify the period of double-edge grayscale clocks to set the black frame time according to the switch time of external scan MOS. The total amount of grayscale clocks in a complete frame is (32768+64)*N clocks in a scanning system which N is an integer between 2 and 16.

High Refresh Rate Frame (set CMD[8]=1'b1)



When the mode of high refresh rate is assigned, MY9366 would divide equally 32768 double-edge grayscale clocks of one frame into 256 groups. Therefore, each segment of M-PDM waveform is comprised of 128 double-edge grayscale clocks. This advanced M-PDM approach enhances the refresh rate by 256 times in comparison with a traditional one. Meanwhile, the distinctive technique of automatic black frame insertion would produce a black frame between two M-PDM segments by one double-edge grayscale clocks in order to abate the interference of blurs. Users could modify the period of double-edge grayscale clocks to set the black frame time according to the switch time of external scan MOS. The total amount of grayscale clocks in a complete frame is (32768+256)*N clocks in a scanning system which N is an integer between 2 and 16.

Ghost Image Abatement (set CMD[9])

The ghost image abatement is an optional instruction designed to eliminate ghosting of multiplexed LED modules due to parasitic capacitors. When this instruction is active, output pins of constant current would be pulled high to a high voltage in the automatic black frame by an internal pre-charge MOS at Toff time. The high voltage on the parasitic capacitor prevents the inrush current resulting from turning on the switching PMOS of next scan line. This function is valid when VLED is close to VDD.



Data Timing Diagram (Dynamic 1/16 Scanning Mode, Low Refresh Rate)



Data Timing Diagram (Dynamic 1/16 Scanning Mode, High Refresh Rate)



Power Dissipation

When the 16 output channels are turned on, the practical power dissipation is determined by the following equation:

$$PD\ (practical) = V_{DD} \times I_{DD} + Vout_{(0,} \times Iout_{(0,} \times Duty_{(0,} + \cdots + Vout_{(N,} \times Iout_{(N,} \times Duty_{(N,}\ ,\ where\ N=1\ to\ 15$$

In secure operating conditions, the power consumption of an integrated chip should be less than the maximum permissible power dissipation which is determined by the package types and ambient temperature. The formula for maximum power dissipation is described as follows:

$$PD\ (max) = \frac{Tj(max)(℃) - Ta(℃)}{Rth(j\text{-}a)(℃/Watt)}$$

The PD(max) declines as the ambient temperature raises. Therefore, suitable operating conditions should be designed with caution according to the chosen package and the ambient temperature. The following figure illustrates the relation between the maximum power dissipation and the ambient temperature in the different packages.



Package Outline Dimension

SSOP-150mil-0.635mm

Unit: inch



Package Outline Dimension

QFN24-4mm x 4mm



JEDEC OUTLINE	MO-220		
PKG CODE	WQFN(X424)		
SYMBOLS	MIN.	NOM.	MAX.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.20 REF.		
b	0.18	0.25	0.30
D	4.00 BSC		
E	4.00 BSC		
e	0.50 BSC		
K	0.20	—	—

NOTES :
1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15mm AND 0.30mm FROM THE TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION b SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
3. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

E2			D2			L			LEAD FINISH		JEDEC CODE
MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	Pure Tin	PPF	
2.40	2.50	2.55	2.40	2.50	2.55	0.35	0.40	0.45	V	X	W(V)GGD-8

The products listed herein are designed for ordinary electronic applications, such as electrical appliances, audio-visual equipment, communications devices and so on. Hence, it is advisable that the devices should not be used in medical instruments, surgical implants, aerospace machinery, nuclear power control systems, disaster/crime-prevention equipment and the like. Misusing those products may directly or indirectly endanger human life, or cause injury and property loss.
MY-Semi Inc. will not take any responsibilities regarding the misusage of the products mentioned above. Anyone who purchases any products described herein with the above-mentioned intention or with such misused applications should accept full responsibility and indemnify. MY-Semi Inc. and its distributors and all their officers and employees shall defend jointly and severally against any and all claims and litigation and all damages, cost and expenses associated with such intention and manipulation.